
EE 505


Lecture 21


ADC Design

- The Flash ADC
- Comparators
- Interpolating ADCs


Clocked Comparator with Regenerative Feedback









Clocked Comparator with Regenerative Feedback




when V_{IN} and V_{REF} close to each other




- decision delayed
- may stay in metastable state until after decision must be made
- vulnerable to making wrong decision due to offset or noise




Ideal Responses






Review from Last Lecture

Where are poles of regenerative comparators located?







In RHP !

Is stability of concern?

No ! Want positive real axis poles (i.e. unstable circuit) to force decision




Can we clock only the comparators in a Flash ADC thereby eliminating the S/H?




- Clocking of Comparaors OnlyExtremely tight requirements on CLK generator and Input propagation
- Clocking of pre-amps may not be easy to do
- Some switched-capacitor comparators may have inherent S/H of the input

Clock of Comparators only in Flash ADC



Routing of Clock and Input is Critical



Symmetric Equal Path Length Layout

Path length of V_{IN} and C_{LK} need not be identical but convenient if they are Have maintained minimal overlap of V_{IN} and C_{LK}


Routing of Clock and Input is Critical

Symmetric Paths for V_{IN} and C_{LK}

Ξ

Ε


Flash ADC



Basic structure has thermometer code at output Performance Issues:

- + Very fast
- + Simple architecture
- + Instantaneous output
 - Bubble vulnerability
 - Input change during conversion
 - Offset of comparators
 - Number of components and area (for large n)
- Speed of comparators
 - Loading of V_{REF} and V_{IN}
 - Propagation of $V_{\mbox{\scriptsize IN}}$ and Kickback
 - Power dissipation (for large n)
 - Layout of resistors
 - Voltage and temperature dependence of R's
 - Matching of R's


Speed of Comparators



Linear Amplifier as Comparator


- Gain may be inadequate to generate Boolean output for some inputs (metastability)
- Common-mode input varies significantly with V_{REFk}

Regenerative Feedback Comparators




Kickback to Input of concern

Speed of Comparators




- Preamp often preceeds regenerative stage
- Regenerative stage can be single-ended or differential
- Common-mode input to preamp still of concern
- Common-mode inputs of all regenerative stages can be the same
- Significant reduction in offset voltage possible
- Kickback to $V_{\text{IN}}\,$ and $V_{\text{REFk}}\,\text{can}$ be reduced

Speed of Comparators



- Two or more stages of preamp gain often used
- Further reduces offset voltage and metastability concerns
- Number of stages can be selected to optimize speed and power
- Common-mode input in all stages after first can be the same

Flash ADC




Basic structure has thermometer code at output Performance Issues:

- + Very fast
- + Simple architecture
- + Instantaneous output
 - Bubble vulnerability
 - Input change during conversion
 - Offset of comparators
 - Number of components and area (for large n)
 - Speed of comparators
- \implies Loading of V_{REF} and V_{IN}
 - Propagation of V_{IN} and Kickback
 - Power dissipation (for large n)
 - Layout of resistors
 - Voltage and temperature dependence of R's
 - Matching of R's

Loading of V_{REF} and V_{IN} CLK S/⊢ V_{REF} **Thermometer to Binary Decoder** R≶ **Bubble Removal** R≶ X_{OUT} n R≷ R≷ R≶

- Capacitive load on V_{IN} is large for large n
- Resistors in R-string small for fast recovery when V_{IN} changes
- Inductance on bonding leads for V_{REF} of concern if V_{REF} externally generated
- Output impedance must remain low at high frequencies if V_{REF} internally generated

Flash ADC




Basic structure has thermometer code at output Performance Issues:


- + Very fast
- + Simple architecture
- + Instantaneous output

Bubble vulnerability

- Input change during conversion
- Offset of comparators
- Number of components and area (for large n)
- Speed of comparators
- Loading of V_{REF} and V_{IN}
- Propagation of V_{IN} and Kickback
- Power dissipation (for large n)
- Layout of resistors
- Voltage and temperature dependence of R's
- Matching of R's


Propagation of $V_{\mbox{\scriptsize IN}}$ and Kickback





- Key decisions being made by comparators near 0-1 thermometer code transition
- Several comparators often changing states during each conversion introducing lots of kickback
- Kickback can be reduced by introducing preamp
- Input-output coupling on each comparator introduces large transients in R-string for large input changes
- Delay in V_{IN} propagating down string but introducing delay in clock can mitigate concern

Flash ADC




Basic structure has thermometer code at output Performance Issues:

- + Very fast
- + Simple architecture
- + Instantaneous output

Bubble vulnerability


- Input change during conversion
- Offset of comparators
- Number of components and area (for large n)
- Speed of comparators
- Loading of V_{REF} and V_{IN}
- Propagation of V_{IN} and Kickback
- Power dissipation (for large n)
- → Layout of resistors
- Voltage and temperature dependence of R's
 - Matching of R's

From lecture notes of Phil Allen




30-100 ohms/square (unshielded) 100-500 ohms/square (shielded) Absolute accuracy = $\pm 3.0\%$ Relative accuracy = 2% (5 µm) Temperature coefficient = 500-1000 ppm/°C Voltage coefficient ≈ 100 ppm/V

From lecture notes of Phil Allen



- · Parasitic capacitance to substrate is voltage dependent.
- · Piezoresistance effects occur due to chip strain from mounting.

From lecture notes of Phil Allen



Resistance from A to B = Resistance of segments L_1 , L_2 , L_3 , L_4 , and L_5 with some correction subtracted because of corners.

Sheet resistance:

50-70 m $\Omega/\Box \pm 30\%$ for lower or middle levels of metal

 $30-40 \text{ m}\Omega/\Box \pm 15\%$ for top level metal

Watch out for the current limit for metal resistors.

Contact resistance varies from 5Ω to 10Ω .

Tempco $\approx +4000 \text{ ppm/}^{\circ}\text{C}$

Need to derate the current at higher temperatures:


 $I_{DC}(T_j) = D_t I_{DC}(T_r)$

$T_{f}(^{\circ}C)$	<i>T_r</i> (°C)	D_t
<85	85	1
100	85	0.63
110	85	0.48
125	85	0.32
150	85	0.18

CMOS Analog Circuit Design

© P.E. Allen - 2010

From lecture notes of Phil Allen




From lecture notes of Phil Allen

Thin Film Resistors

A high-quality resistor fabricated from a thin nickel-chromium alloy or a siliconchromium mixture.

Uppermost metal layer:



Performance:

Sheet resistivity is approximately 5-10 ohms/square

Temperature coefficients of less than 100 ppm/°C

Absolute tolerance of better than ±0.1% using laser trimming


Selectivity of the metal etch must be sufficient to ensure the integrity of the thin-film resistor beneath the areas where metal is etched away.

Be careful with characterization of voltage coefficients of resistors – simulators probably can not be completely trusted !


The issues:

- How is resistance actually defined when I-V relationship is not linear
- Are integrated resistors 2-terminal or 3-terminal devices?


Interpolating ADC



- Key decisions being made by comparators near 0-1 thermometer code transition in Flash ADCs
- Other comparators (away from key decision region) consume power and area but provide little useful information
- Each regenerative comparator typically requires a preamp stage(s) in full flash ADC




Interpolating Flash ADC




It may appear that the number of amplifiers/comparators and resistors have been increased but ...

- First stage amplifiers/comparators can be a pre-amp
- Second stage comparators can be a latch
- Number of critical resistors in first stage has been decreased (thereby also facilitating common-centroid layout)

Interpolating Flash ADC



- Reduction in pre-amp area and power
- Latches all referenced to ground
- Loading on V_{IN} reduced
- Kickback to V_{REF} reduced
- V_{IN} coupling to V_{REF} reduced
- Multiple levels can be included in interpolator array





Stay Safe and Stay Healthy !

End of Lecture 21